

GN004 Application Note

Design Considerations of Paralleled GaN HEMTs

GaN Systems Inc. March 08, 2022





Paralleling of switches is necessary in high power applications such as traction inverters, renewable energy systems etc. This application note provides details on the design considerations of GaN FETs in parallel so that designers can release optimized designs and achieve the best system performance.

The benefits of paralleling GaN are discussed. The characteristics of GaN are analyzed and show that GaN is inherently fit for paralleling.

For higher overall system performance, improvements in the design must take place to reduce the impact of parasitics in paralleling layout applications and this is illustrated in this application.

A design example of 4 x paralleled GaN HEMTs is presented and the test results show that the thermal balance of GaN HEMTs is achieved.



2 Essential GaN Characteristics – **Good for Paralleling**

Essential GaN Characteristics Conduction Loss Distribution: $R_{DS(on)}$ vs T_J Switching Loss Distribution: $V_{GS(th)}$ vs T_J Switching Loss Distribution: g_m vs T_J

3 Layout & **Design Considerations** of Paralleled GaN

4 Real Example of **Paralleling 4 x GaN FETs**



2 Essential GaN Characteristics – **Good for Paralleling**

Essential GaN Characteristics Conduction Loss Distribution: R_{DS(on)} vs T_J Switching Loss Distribution: V_{GS(th)} vs T_J Switching Loss Distribution: g_m vs T_J

3 Layout & **Design Considerations** of Paralleled GaN

4 Real Example of **Paralleling 4 x GaN FETs**



Purpose of Paralleling GaN Transistors

- Paralleling of switches is necessary in high-power handling, high-output current, high-efficiency applications.
- Examples: Traction inverters, renewable energy systems, and uninterruptible power supplies.

Benefits of Paralleling GaN Power Devices

- Improved thermal management
- Redundancy
- Expandability of output power
- Ease in standardization

Characteristics fit for Paralleling

- ► GaN Systems E-HEMT device characteristics are inherently fit for paralleling
- Loss distributions (conduction & switching losses) of paralleled GaN HEMTs show superior paralleling capability.



2 Essential GaN Characteristics – **Good for Paralleling**

Essential GaN Characteristics Conduction Loss Distribution: $R_{DS(on)}$ vs T_J Switching Loss Distribution: $V_{GS(th)}$ vs T_J Switching Loss Distribution: g_m vs T_J

3 Layout & **Design Considerations** of Paralleled GaN

4 Real Example of **Paralleling 4 x GaN FETs**


GaN has positive temperature coefficient of R_{DS(on)}


GaN has stable gate-source threshold voltage V_{GS(th)} over temperature

GaN E-HEMT trans-conductance g_m decreases with temperature

2 Conduction Loss Distribution: **R_{DS(on)} vs T_J**

- GaN has **positive** temperature coefficient of R_{DS(on)}
- Positive temperature coefficient of R_{DS(on)} helps the thermal balance in parallel applications:






Compared to SiC, strong R_{DS(on)} temperature dependence of GaN <u>helps</u> the current sharing in parallel applications


2 Switching Loss Distribution: V_{GS(th)} vs T_J

- In parallel applications, current sharing heavily relies on <u>stable</u> gate-source threshold voltage V_{GS(th)}
- GaN has stable gate-source threshold voltage V_{GS(th)} over temperature as compared to SiC
- GaN has superior paralleling capability



2 Switching Loss Distribution: $g_m vs T_J$

- GaN E-HEMT trans-conductance g_m decreases with temperature, good for paralleling
- Negative temperature coefficient of g_m helps the thermal balance in parallel applications:





2 Essential GaN Characteristics – Good for Paralleling

Essential GaN Characteristics Conduction Loss Distribution: R_{DS(on)} vs T_J Switching Loss Distribution: V_{GS(th)} vs T_J Switching Loss Distribution: g_m vs T_J

3 Layout & **Design Considerations** of Paralleled GaN

4 Real Example of **Paralleling 4 x GaN FETs**

3 Key Layout Parameters in Paralleling Applications


Here are the key layout parasitic parameters, minimize as much as possible to have the optimized system performance:

L_{G1-4} & L_{S1-4}: Gate/Source inductance

- Equalize L_G/L_s using star connection and keep as low as possible
- Individual R_g/R_s is recommended to reduce gate ringing among paralleled devices

L_{QS1-4} : Common source inductance

- Defined as any inductance that couples power loop switching noise (L*di/dt) into the gate drive circuit, feedback switching di/dt to V_{GS}
- Including the shared/common source inductance and mutual inductance between power and drive loops




3 Design Considerations: **Gate Driver Loop Layout**

Design considerations of gate driver circuit:

For high current paralleling design, negative gate drive turn-off bias (-3V to -6V) is recommended for <u>lower turn-off</u> <u>loss</u> and <u>more robust</u> gate drive


- Create bipolar gate drive from single power supply using a 6.2V Zener (VDD = 6.2V and VEE = 6.2V PS1 output)
- **D**istributed gate resistors (R3/R5 = 1-2 Ω) and source resistors (R6/R7 = 1-2 Ω) are added to <u>reduce gate ringing</u> among paralleled devices
- Minimize the gate driver loop to reduce its impact on paralleled devices current sharing



3 Design Considerations: Power Commutation Loop Layout Gan Systems

Design considerations of power commutation loop:

- □ Minimize the power loop length (including the GaN FETs and decoupling capacitors)
- To reduce the power commutation loop inductance, it is important to use <u>magnetic flux cancellation</u> <u>approach</u>: when two adjacent conductors are located close with opposite current direction, magnetic flux generated by two current flows will cancel each other



Example: Bottom-side cooled devices (gate driver/GaN HEMT/caps on the same side of PCB)

VIN-

VSW

PGND

00000000000

0000

0000

0000

000


Top view

Gate


Driver

Gate

Driver



3 Design Considerations: Layout of 4 x GaN FETs in Parallel Gan Systems





2 Essential GaN Characteristics – **Good for Paralleling**


Essential GaN Characteristics Conduction Loss Distribution: R_{DS(on)} vs T_J Switching Loss Distribution: V_{GS(th)} vs T_J Switching Loss Distribution: g_m vs T_J


3 Layout & **Design Considerations** of Paralleled GaN

4 Real Example of **Paralleling 4 x GaN FETs**

Real Example of Paralleling 4xGS66516B

An example of **4x GS66516B in parallel** (650V 240A) IMS GaN module design is presented to illustrate how its gate driver and power stage layouts are designed












4 Paralleling 4xGS66516B: Gate Driver Loop Layout Design Gan Systems

For gate driver loops, symmetric gate traces are observed




Schematic of Gate Driver Circuit






4 Paralleling 4xGS66516B: Power Stage Layout Design Gan Systems


Power commutation loop inductance is <u>effectively</u> <u>reduced</u> by flux cancellation






4 Paralleling 4xGS66516B: Full Power Emulation Test Setup Gan Systems

□ A full power emulation test bench is built to test the 650V 240A GaN IMS module <u>under</u> <u>high power conditions</u>






240A/650V Half bridge GaN module

4 Paralleling 4xGS66516B: **Device Under Test Characteristics Gan** Systems

GaN HEMTs randomly selected for paralleling



GaN power modules under test




4 Paralleling 4xGS66516B: **Experimental Waveforms**



Full power emulation test @ I_{max} = 136A, I_{RMS} = 65A, F_{SW} = 200kHz is performed

Current and voltage switching waveforms are good

4 Paralleling 4xGS66516B: **Temperature Distribution**



Thermal Balance is achieved between un-pre-selected transistors – no thermal runaway

Good thermal balance performance: the junction temperature difference is < 6℃ for the worst case, < 3℃ for the best case</p>

GON Systems



2 Essential GaN Characteristics – **Good for Paralleling**

Essential GaN Characteristics Conduction Loss Distribution: R_{DS(on)} vs T_J Switching Loss Distribution: V_{GS(th)} vs T_J Switching Loss Distribution: g_m vs T_J

3 Layout & **Design Considerations** of Paralleled GaN

4 Real Example of **Paralleling 4 x GaN FETs**



□ GaN Systems E-HEMT device characteristics are **inherently fit for paralleling**:

- **Positive** R_{DS(on)} temperature coefficient
- **Stable** gate threshold over the temperature range
- **Negative transconductance** g_m temperature coefficient

□ Layout is important for paralleling high speed GaN HEMT:

- Low and balanced parasitic inductance on the power and gate drive loop
- Equal length of gate drive layout and optimum gate driver circuit

□ A design example of 4 x paralleled GaN HEMTs is presented and the test results show that the **thermal balance of GaN HEMTs is achieved**


Product Portfolio



GON Systems Power Semiconductors	GON Systems Power Semiconductors
650 V	RESOURCES
GS-065-004-1-L 4 A, 450 mΩ GS-065-011-2-L 11 A, 150 mΩ GS-065-008-1-L 8 A, 225 mΩ GS-065-018-2-L 18 A, 78 mΩ GS-065-011-1-L 11 A, 150 mΩ GS-065-030-2-L 30 A, 50 mΩ	
G566502B 7.5 A, 200 mΩ G566506T G566508T G566508B G566504B 15 A, 100 mΩ 22.5 A, 67 mΩ 30 A, 50 mΩ 30 A, 50 mΩ	Products & Evaluation Kits & Datasheets Reference Designs
5.6 x 4.5 mm 7.0 x 4.5 mm 8.4 x 7.0 mm	
GS-065-060-3-T 60 Å, 25 mΩ GS-065-060-3-B 60 Å, 25 mΩ GS66516T 9.0 x 7.6 mm GS66516B 11.0 x 9.0 mm 650 V AutoQual+ AutoQual+ AutoQual+	Application Featured Notes Developments
GS-065-060-5-T-A GS-065-060-5-B-A GS-065-150-1-D2 60 A, 25 mΩ 60 A, 25 mΩ 150 A, 10 mΩ 9.0 x 7.6 mm 11.0 x 9.0 mm 12.7 x 5.6 mm	We're Hiring Newsroom
100 V	
CS61004B CS61008P CS61008T 38 A, 16 mΩ 90 A, 7 mΩ 90 A, 7 mΩ	Video Content Where to Buy

Tomorrow's power today[™]





Product and application support at gansystems.com