


Features


- 650 V enhancement mode power switch
- Bottom-side cooled
- $R_{DS(on)} = 500 \text{ m}\Omega$
- $I_{DS(max)} = 3.5 \text{ A}$
- Small 5x6 mm PDFN package
- Easy gate drive requirements (0 V to 6 V)
- Transient tolerant gate drive (-20 V / +10 V)
- Very high switching frequency (> 10 MHz)
- Fast and controllable fall and rise times
- Source Sense pad for optimized gate drive
- Reverse current capability
- Zero reverse recovery loss
- RoHS 6 compliant



Package Outline



Circuit Symbol



Applications

- Power Adapters
- LED lighting drivers
- Fast Battery Charging
- LLC Converters
- Power Factor Correction
- Appliance Motor Drives
- Wireless Power Transfer
- Industrial power supplies

Description

The GS-065-004-1-L is an enhancement mode GaN-on-Silicon power transistor. The properties of GaN allow for high current, high voltage breakdown and high switching frequency. The GS-065-004-1-L is a bottom-side cooled transistor that offers low junction-to-case thermal resistance. These features combine to provide very high efficiency power switching.

Absolute Maximum Ratings ($T_{case} = 25\text{ }^{\circ}\text{C}$ except as noted)

Parameter	Symbol	Value	Unit
Operating Junction Temperature	T_J	-40 to +150	$^{\circ}\text{C}$
Storage Temperature Range	T_S	-40 to +150	$^{\circ}\text{C}$
Drain-to-Source Voltage	V_{DS}	650	V
Drain-to-Source Voltage - transient (note 1)	$V_{DS(transient)}$	750	V
Gate-to-Source Voltage	V_{GS}	-10 to +7	V
Gate-to-Source Voltage - transient (note 1)	$V_{GS(transient)}$	-20 to +10	V
Continuous Drain Current ($T_{case} = 25\text{ }^{\circ}\text{C}$)	I_{DS}	3.5	A
Continuous Drain Current ($T_{case} = 100\text{ }^{\circ}\text{C}$)	I_{DS}	2.5	A
Pulse Drain Current (Pulse width 100 μs)	$I_{DS\text{ Pulse}}$	7.1	A

(1) Pulse $\leq 1\text{ }\mu\text{s}$

Thermal Characteristics (Typical values unless otherwise noted)

Parameter	Symbol	Value	Units
Thermal Resistance (junction-to-case) – bottom side	$R_{\theta JC}$	4.0	$^{\circ}\text{C}/\text{W}$
Thermal Resistance (junction-to-ambient) (note 2)	$R_{\theta JA}$	40	$^{\circ}\text{C}/\text{W}$
Maximum Soldering Temperature (MSL3 rated)	T_{SOLD}	260	$^{\circ}\text{C}$

(2) Device mounted on 1.6 mm PCB thickness FR4, 4-layer PCB with 2 oz. copper on each layer. The recommendation for thermal vias under the thermal pad are 0.3 mm diameter (12 mil) with 0.635 mm pitch (25 mil). The copper layers under the thermal pad and drain pad are 25 x 25 mm² each. The PCB is mounted in horizontal position without air stream cooling.

Ordering Information

Ordering code	Package type	Packing method	Qty	Reel Diameter	Reel Width
GS-065-004-1-L-MR	5x6 mm PDFN	Mini-Reel	250	7"	12mm
GS-065-004-1-L -TR	5x6 mm PDFN	Tape-and-Reel	TBD	13"	12mm





Electrical Characteristics (Typical values at $T_J = 25\text{ }^\circ\text{C}$, $V_{GS} = 6\text{ V}$ unless otherwise noted)

Parameters	Sym.	Min.	Typ.	Max	Units	Conditions
Drain-to-Source Blocking Voltage	$V_{(BL)DSS}$	650			V	$V_{GS} = 0\text{ V}$ $I_{DSS} = 12.5\text{ }\mu\text{A}$
Drain-to-Source On Resistance	$R_{DS(on)}$		500		m Ω	$V_{GS} = 6\text{ V}$, $T_J = 25\text{ }^\circ\text{C}$ $I_{DS} = 1\text{ A}$
Drain-to-Source On Resistance	$R_{DS(on)}$		1194		m Ω	$V_{GS} = 6\text{ V}$, $T_J = 150\text{ }^\circ\text{C}$ $I_{DS} = 1\text{ A}$
Gate-to-Source Threshold	$V_{GS(th)}$		1.4		V	$V_{DS} = V_{GS}$, $I_{DS} = 0.8\text{ mA}$
Gate-to-Source Current	I_{GS}		18		μA	$V_{GS} = 6\text{ V}$, $V_{DS} = 0\text{ V}$
Gate Plateau Voltage	V_{plat}		4		V	$V_{DS} = 400\text{ V}$, $I_{DS} = 4\text{ A}$
Drain-to-Source Leakage Current	I_{DSS}		0.2		μA	$V_{DS} = 650\text{ V}$, $V_{GS} = 0\text{ V}$ $T_J = 25\text{ }^\circ\text{C}$
Drain-to-Source Leakage Current	I_{DSS}		45		μA	$V_{DS} = 650\text{ V}$, $V_{GS} = 0\text{ V}$ $T_J = 150\text{ }^\circ\text{C}$
Internal Gate Resistance	R_G		0.65		Ω	
Input Capacitance	C_{ISS}		30		pF	$V_{DS} = 400\text{ V}$ $V_{GS} = 0\text{ V}$ $f = 100\text{ kHz}$
Output Capacitance	C_{OSS}		7.7		pF	
Reverse Transfer Capacitance	C_{RSS}		0.2		pF	
Effective Output Capacitance Energy Related (Note 3)	$C_{O(ER)}$		12		pF	$V_{GS} = 0\text{ V}$ $V_{DS} = 0\text{ to }400\text{ V}$
Effective Output Capacitance Time Related (Note 4)	$C_{O(TR)}$		18		pF	
Total Gate Charge	Q_G		0.7		nC	$V_{GS} = 0\text{ to }6\text{ V}$ $V_{DS} = 400\text{ V}$
Gate-to-Source Charge	Q_{GS}		0.2		nC	
Gate-to-Drain Charge	Q_{GD}		0.2		nC	
Output Charge	Q_{OSS}		7.3		nC	$V_{GS} = 0\text{ V}$, $V_{DS} = 400\text{ V}$
Reverse Recovery Charge	Q_{RR}		0		nC	
Output Capacitance Stored Energy	E_{OSS}		0.94		μJ	$V_{DS} = 400\text{ V}$ $V_{GS} = 0\text{ V}$, $f = 100\text{ kHz}$

(3) $C_{O(ER)}$ is the fixed capacitance that would give the same stored energy as C_{OSS} while V_{DS} is rising from 0 V to the stated V_{DS}

(4) $C_{O(TR)}$ is the fixed capacitance that would give the same charging time as C_{OSS} while V_{DS} is rising from 0 V to the stated V_{DS} .

Electrical Performance Graphs



Electrical Performance Graphs




Figure 5: Typical I_{DS} vs. V_{DS} @ $V_{GS} = 6\text{ V}$




Figure 6: Typical V_{GS} vs. Q_G @ $V_{DS} = 100, 400\text{ V}$




Figure 7: Typical C_{ISS} , C_{OSS} , C_{RSS} vs. V_{DS}










Figure 8: Typical C_{OSS} Stored Energy

Electrical Performance Graphs



Thermal Performance Graphs



Application Information

Gate Drive

The recommended gate drive voltage is 0 V to + 6 V for optimal $R_{DS(on)}$ performance and long life. The absolute maximum gate to source voltage rating is specified to be +7.0 V maximum DC. The gate drive can survive transients up to +10 V and – 20 V for pulses up to 1 μ s. These specifications allow designers to easily use 6.0 V or even 6.5 V gate drive settings. At 6 V gate drive voltage, the enhancement mode high electron mobility transistor (E-HEMT) is fully enhanced and reaches its optimal efficiency point. A 5 V gate drive can be used but may result in lower operating efficiency. Inherently, GaN Systems E-HEMT do not require negative gate bias to turn off. Negative gate bias ensures safe operation against the voltage spike on the gate, however it increases the reverse conduction loss. For more details, please refer to the gate driver application note "GN001" at www.gansystems.com.

Similar to a silicon MOSFET, an external gate resistor can be used to control the switching speed and slew rate. Adjusting the resistor to achieve the desired slew rate may be needed. Lower turn-off gate resistance, $R_{G(OFF)}$ is recommended for better immunity to cross conduction. Please see the gate driver application note (GN001) for more details.

A standard MOSFET driver can be used as long as it supports 6 V for gate drive and the UVLO is suitable for 6 V operation. Gate drivers with low impedance and high peak current are recommended for fast switching speed. GaN Systems E-HEMTs have significantly lower Q_G when compared to equally sized $R_{DS(on)}$ MOSFETs, so high speed can be reached with smaller and lower cost gate drivers.

Some non-isolated half bridge MOSFET drivers are not compatible with 6 V gate drive due to their high under-voltage lockout threshold. Also, a simple bootstrap method for high side gate drive may not be able to provide tight tolerance on the gate voltage. Therefore, special care should be taken when you select and use the half bridge drivers. Please see the gate driver application note (GN001) for more details.

Parallel Operation

Design wide tracks or polygons on the PCB to distribute the gate drive signals to multiple devices. Keep the drive loop length to each device as short and equal length as possible.

GaN enhancement mode HEMTs have a positive temperature coefficient on-state resistance which helps to balance the current. However, special care should be taken in the driver circuit and PCB layout since the device switches at very fast speed. It is recommended to have a symmetric PCB layout and equal gate drive loop length (star connection if possible) on all parallel devices to ensure balanced dynamic current sharing. Adding a small gate resistor (1-2 Ω) on each gate is strongly recommended to minimize the gate parasitic oscillation.

Source Sensing

The GS-065-004-1-L has a dedicated source sense pin. The dedicated source sense pin will further enhance performance by eliminating the common source inductance if a dedicated gate drive signal kelvin connection is created. This can be achieved connecting the gate drive signal from the driver to the gate pad on the GS-065-004-1-L and returning from the source sense pad on the GS-065-004-1-L to the driver ground reference.


Thermal

The substrate is internally connected to the source/thermal pad on the bottom-side of the GS-065-004-1-L. The transistor is designed to be cooled using the printed circuit board. The Drain pad is not as thermally conductive as the thermal pad. However, adding more copper under this pad will improve thermal performance by reducing the package temperature.

Thermal Modeling

RC thermal models are available for customers that wish to perform detailed thermal simulation using SPICE. The thermal models are created using the Cauer model, an RC network model that reflects the real physical property and packaging structure of our devices. This approach allows our customers to extend the thermal model to their system by adding extra R_{θ} and C_{θ} to simulate the Thermal Interface Material (TIM) or Heatsink.

GS-065-004-1-L RC thermal model:



RC breakdown of $R_{\theta JC}$

R_{θ} ($^{\circ}\text{C}/\text{W}$)	C_{θ} ($\text{W}\cdot\text{s}/^{\circ}\text{C}$)
$R_{\theta 1} = 0.2$	$C_{\theta 1} = 1.1\text{E-}05$
$R_{\theta 2} = 2.4$	$C_{\theta 2} = 8.0\text{E-}05$
$R_{\theta 3} = 1.3$	$C_{\theta 3} = 8.0\text{E-}04$
$R_{\theta 4} = 0.1$	$C_{\theta 4} = 1.0\text{E-}03$

For more detail, please refer to Application Note GN007 “Modeling Thermal Behavior of GaN Systems’ GaN PX^{TM} Using RC Thermal SPICE Models” available at www.gansystems.com

Reverse Conduction

GaN Systems enhancement mode HEMTs do not have an intrinsic body diode and there is zero reverse recovery charge. The devices are naturally capable of reverse conduction and exhibit different characteristics depending on the gate voltage. Anti-parallel diodes are not required for GaN Systems transistors as is the case for IGBTs to achieve reverse conduction performance.

On-state condition ($V_{GS} = +6\text{ V}$): The reverse conduction characteristics of a GaN Systems enhancement mode HEMT in the on-state is similar to that of a silicon MOSFET, with the I-V curve symmetrical about the origin and it exhibits a channel resistance, $R_{DS(on)}$, similar to forward conduction operation.

Off-state condition ($V_{GS} \leq 0\text{ V}$): The reverse characteristics in the off-state are different from silicon MOSFETs as the GaN device has no body diode. In the reverse direction, the device starts to conduct when the gate voltage, with respect to the drain, V_{GD} , exceeds the gate threshold voltage. At this point the device exhibits a channel resistance. This condition can be modeled as a “body diode” with slightly higher V_F and no reverse recovery charge.

If negative gate voltage is used in the off-state, the source-drain voltage must be higher than $V_{GS(th)} + V_{GS(off)}$ in order to turn the device on. Therefore, a negative gate voltage will add to the reverse voltage drop “ V_F ” and hence increase the reverse conduction loss.

Blocking Voltage

The blocking voltage rating, $V_{(BL)DSS}$ is defined by the drain leakage current. The hard (unrecoverable) breakdown voltage is approximately 30 % higher than the rated $V_{(BL)DSS}$. As a general practice, the maximum drain voltage should be de-rated in a similar manner as IGBTs or silicon MOSFETs. All GaN E-HEMTs do not avalanche and thus do not have an avalanche breakdown rating. The maximum drain-to-source rating is 650 V and doesn't change with negative gate voltage. A transient drain-to-source voltage of 750 V for 1 μs is acceptable.

Packaging and Soldering


The package is a standard PDFN and it can handle at least 3 reflow cycles.

The recommended reflow profile for Pb-free SAC305 assembly is as below (measured on the part):


- Preheat/Soak: 60 - 120 seconds. $T_{min} = 150\text{ }^\circ\text{C}$, $T_{max} = 200\text{ }^\circ\text{C}$.
- Reflow: Ramp up rate 3 $^\circ\text{C}/\text{sec}$, max. Max peak temperature is 250 $^\circ\text{C}$ and time within 5 $^\circ\text{C}$ of peak temperature is 30 seconds.
- Cool down: Ramp down rate 6 $^\circ\text{C}/\text{sec}$ max.

Using “Non-Clean” soldering paste and operating at high temperatures may cause a reactivation of the “Non-Clean” flux residues. In extreme conditions, unwanted conduction paths may be created. Therefore, when the product operates at greater than 100 C it is recommended to also clean the “Non-Clean” paste residues.


Recommended PCB Footprint




Package Dimensions




Part Marking



GS-065-004-1-L Reel Information



Tape and Reel Box Dimensions



Important Notice – Unless expressly approved in writing by an authorized representative of GaN Systems, GaN Systems components are not designed, authorized or warranted for use in lifesaving, life sustaining, military, aircraft, or space applications, nor in products or systems where failure or malfunction may result in personal injury, death, or property or environmental damage. The information given in this document shall not in any event be regarded as a guarantee of performance. GaN Systems hereby disclaims any or all warranties and liabilities of any kind, including but not limited to warranties of non-infringement of intellectual property rights. All other brand and product names are trademarks or registered trademarks of their respective owners. Information provided herein is intended as a guide only and is subject to change without notice. The information contained herein or any use of such information does not grant, explicitly, or implicitly, to any party any patent rights, licenses, or any other intellectual property rights. GaN Systems standard terms and conditions apply. All rights reserved.