

GN001 Application Guide Design with GaN Enhancement mode HEMT

Updated on April 12, 2018 GaN Systems Inc.

Agenda



Basics

- Gate Drive Design considerations
- Design examples
- PCB Layout
- Switching Testing results

Please visit <u>http://gansystems.com/design-center/application-notes/</u> for the latest version of this document



GaN Enhancement mode High Electron Mobility Transistor (E-HEMT)

- A lateral 2-dimensional electron gas (2DEG) channel formed on AlGaN/GaN heteroepitaxy structure provides very high charge density and mobility
- For enhancement mode operation, a gate is implemented to deplete the 2DEG underneath at 0V or negative bias. A positive gate bias turns on the 2DEG channel
- It works just like MOSFET except better switching performance



 $V_{DS}(V)$

Common with Si MOSFET

- True E-mode, normally off
- Voltage driven driver charges/discharges C_{ISS}
- Supply Gate leakage I_{GSS} only
- Easy slew rate control by R_G

Differences

- Much Lower Q_G: Lower drive loss; faster switching
- Higher gain and lower V_{GS} : +5-6V gate bias to turn on
- Lower V_{G(th)}: typ. 1.5V

Versus other e-mode GaN

- More robust gate: +7/-10V DC max rating
- No DC gate holding current required
- No complicated gate diode / PN junction

-4/+15-20V

Maximum rating	-10/+7V	+/-20V	+/-20V	-8/+20V
Gate Bias Level	GaN Systems GaN E-HEMT	Si MOSFET	IGBT	SIC MOSF

0 or-3/+5-6V

Typical gate bias

values



0/+10-12V 0 or -9/+15V



Reverse Conduction Characteristics





- No body diode, but 2DEG can conduct in 3rd quadrant No need for anti-parallel diode
- When gate is OFF (during dead time), 2DEG exhibits like a diode with V_F= V_{th}+ V_{GS(off)}
- Reduce dead time loss: 1) minimize dead time; 2) Use smaller or avoid negative V_{GS} if possible

GaN Systems – 5

Reverse recovery performance



Reverse Recovery charge Q_{RR}:

- GaN has zero Q_{RR} making it suitable for <u>half bridge hard switching</u> Replace IGBT
- Si MOSFET can't be used for any half bridge hard-switch circuit due to Q_{RR}
- Excellent reverse recovery of GaN enables new topologies such as bridgeless totem pole PFC



Setting up dead time



- For hard switching: t_{d_pwm} must be > t_{delay_skew} + (t_{d(off)} t_{d(on)});
- Gate turn-on/off delay difference varies with R_G: typical +/-5ns range (GS66508)
- High/low side gate driver delay skew (worst case delay mismatch) usually dominates:
 - Example Silab Si8261 isolated gate driver t_{delay_skew_max} = 25ns. In this case the dead time must be set > **30ns** as minimum
 - However in practical circuit safety margin must be considered: for GS66508 typical
 50-100ns is chosen for dead time
- For soft switching dead time needs to be chosen for achieving ZVS transition
- For 100V: smaller can be used (10-20NS) as 100V driver has better delay matching







Basics

Gate Drive Design considerations

Design examples

PCB Layout

Switching Testing results

Design Considerations – fast switching



GaN switches faster than Si/SiC MOSFETs with dv/dt > 100V/ns

GaN has a 4x faster turn-on and ~2x faster off time than state of art SiC MOSFET with similar Rds(on)





Design considerations for driving high speed GaN E-HEMTs:

Controlling noise coupling from power to gate drive loop should be the first priority:

- High dv/dt and di/dt combined with low C_{ISS} and $V_{G(th)} \rightarrow$ Need to protect gate spikes from going above threshold or maximum rating under miller effect for safe operation
- Gate ringing or sustained oscillation may occur if the design is not done properly and may lead to device failure. We will discuss how to mitigate that in this section
- On the other hand, the switching performance of GaN should not be compromised too much
- This is more critical for 650V hard switching half bridge application as very high dv/dt could occur at hard turn-on.
- Single end topology has less concern with miller effect, and for resonant ZVS topology the dv/dt and di/dt are lower so their design requirement may be relaxed.

In this section we will walk through the design tips on how to control miller effect and mitigate gate ringing/oscillation, followed by gate driver recommendations

Control miller effect



Gate drive impedance (Rg and Lg) is critical for turn-off, but less at turn-on Basic rule: the gate needs to be held down as strong as possible with minimum impedance Miller effect is more prominent at 650V than 100V design due to the higher dv/dt

Positive dv/dt



- Prevent false turn-on
- Strong pull-down (low R_G/R_{OL})
- Low L_G to avoid ringing
- Use negative gate bias, -2 to -3V is recommended



Negative dv/dt

- Occurs at turn-on of the complementary switch in half bridge
- Keep V_{GS-_pk} within -10V
- Strong pull-down (low R_G/R_{OL}) and low L_G for lower ringing
- V_{GS} may bounce back >0V (LC ringing): ensure V_{GS+_pk} < V_{G(TH)} to avoid false turn-on or gate oscillation

Control miller effect



- For negative dv/dt, it is important to have a low-Z path for the reverse miller current to reduce the negative V_{GS} spike (and the ringing afterwards caused by LC resonance)
 - Pay attention to the V_{GS} spike around V_{DS} <50V due to the change of non-linear C_{ISS}/C_{RSS} ratio
 - A clamping diode is recommended for gate drive with single output. For gate drive with separate sink output the diode may not be needed depending on the R_G and L_G in the circuit
 - For bipolar gate bias, use a TVS diode in series with the clamping diode (or two back to back)
 - C_{GS} may not help in some cases, be careful! (induce LC resonance with L_{gate} and L_{CS})
 - Negative gate bias can help to prevent false turn-on, but ensure worst case Vgs-_pk within -10V



GaN Systems - 13

Control miller effect

Select right gate resistor

- GaN E-HEMT speed can be easily controlled by gate resistors
- Critical to choose the right R_{G(ON)}/R_{G(OFF)} ratio for performance and drive stability
- Separate R_G for turn-on and off is recommended
- Recommend $R_{G(ON)}/R_{G(OFF)} \ge 5-10$ ratio for controlling the miller effect
- GaN has extremely low Qg and drive loss: most cases 0402/0603 SMD resistors can be used
- Turn on R_{G(ON)}:
 - Control the turn-on dv/dt slew rate
 - Too high R_{G(ON)} slows down switching and increases loss
 - Too small R_{GON}: High dv/dt -> Higher switching loss due to the miller turn-on and potential gate oscillation
 - For GS66508: recommend to start with R_{G(ON)} = 10-20Ω
- Turn off R_{G(OFF)}:
 - Typical starting value range is 1-2Ω
 - Provide strong and fast pull-down for robust gate drive



Gate driver w/ single output



Gate driver w/ separate outputs (Preferred)



What causes the gate ringing/oscillation?

- Gate over/undershoot and ringing caused by high L_G
- Common Source Inductance L_{CS} Feedback path from power to gate loop (di/dt)
- Capacitive coupling via miller capacitor C_{GD} (dv/dt)
- Noise coupling via test probe

What to do if gate ringing/oscillation occurs?

- First improve the layout by reducing L_G, L_{CS} and external G-D coupling:
 - Locate driver as close to gate as possible
 - Low inductance wide PCB trace and polygon
 - Use kelvin source connection to minimize L_{CS}
- Select right R_G to tune turn-on slew rate
- Try negative gate bias (-3V) for turn-off
- At last resort try circuits below to damp the high frequency LC ringing & overshoot:
 - Use a ferrite bead with Z=10-20Ω@100MHz in series with gate. (ferrite bead may increase L_G but damp the high frequency gate current ringing)
 - RC snubber across G-S: example R=3.3/C=200-470pF









High side driver considerations

High side gate drive

- GaN enables fast switching dv/dt >100kV/us:
 - Minimize Coupling capacitance C_{IO}
 - CM current via C_{IO} limits CMTI
 - Use isolator/isolated gate driver with high CMTI
- Full Isolated gate drive:
 - Best performance
 - Isolation power supply Minimize inter-winding Capacitance
- Bootstrap:
 - Common for lower voltage 100V half bridge design
 - Lower cost and simpler circuit
 - Choose the bootstrap diode with low C_j and fast recovery time. Watch for bootstrap diode power loss limit and recovery time for high-frequency operation.
 - Post-regulation or voltage clamping may be required after bootstrap



Optional common mode choke at input side to suppress CM noise





Bootstrap circuit

Gan Systems

- Good for low cost 0-6V gate drive
- What is the problem with traditional bootstrap circuit?
 - GaN E-HEMT requires good regulation of gate bias (5-6V bias, max rating 7V)
 - LS free wheeling: Switch node negative voltage overcharges bootstrap capacitors (V_{GS}>7V)
 - HS free wheeling: Bootstrap diode voltage drops reduces V_{GS} below 6V
- Post-regulation or voltage clamping to ensure high side bias is tightly regulated to 6V



Bootstrap for Sync Buck (only need to clamp overcharge, example 100V sync buck)



Simple Zener diode to clamp to 6V



The following drivers have been verified by GaN Systems and are recommended for use with our GaN E-HEMTs:

Configurations	G	ate Driver/Controller IC	Design resources		
650V Half/Full Bridge: 1. DC/DC: LLC, PSFB,	SILICON LABS	Si8271 – Single; Si8273/4/5 – HB/Dual -GB (0-6V) or –AB (-3/+6V)		<u>Si827x Datasheet</u> <u>Si8271 demo board (GS66508T)</u> IMS evaluation board User Guide	
 AC/DC: Totem pole PFC, Active Clamp 	ANALOG DEVICES	ADuM4121ARIZ (0-6V Drive) ADuM4121BRIZ (-3/+6V Drive)	PD	ADuM4121 Datasheet	
Flyback 3. Inverter, motor drive	BROADCOM.	ACPL-P346 Use -4/+6V gate drive		ACPL-P346 Datasheet ACPL-P346 Evaluation Board with GS66508T	
80-100V Half/Full bridge	Texas Instruments	LM5113(NRND): 100V, max 5MHz LMG1205: 80V/5A HB Driver		LM5113 Datasheet LMG1205 Datasheet	
 48V DO/DO 48V POL Sync. Buck/Boost Class D Audio Wireless Power 		PE29101: 100V, 48V DC/DC, 33MHz PE29102: 60V, Class D Audio, WPT, 40MHz		PE29100 Datasheet PE20102 Datasheet PE29102 Demo board (GS61004B)	
Transfer	力智電子 Powers INTELLECT	UPI Semi GaN FET drivers: uP1966A: Dual-Channel GaN driver		uP1966A GaN Driver Ultra High Speed 80V HB Driver for GaN Application	

Recommended GaN driver/controller ICs



Configurations Gate Driver/Controller IC			Design resources			
Low side non-isolated driver for 650V/100V GaN*:	TEXAS INSTRUMENTS	LM5114/UCC27511: Single Channel, 4A, 5-6V drive UCC27611: w/ internal LDO (5V)	 <u>LM5114 Datasheet</u> <u>UCC2751x Datasheet</u> 			
 Flyback, Push-pull Forward Boost PFC 	力智電子 Power Intellect	uP1964: Internal LDO for 6V drive	uP1964 Datasheet			
 Secondary SR Class E P/A 	Other GaN compatible drivers	IXD609SI: Single, 6V drive, high drive FAN3122/TC4422: Single, 6V drive, I FAN3223/4/5: Dual 4A, 6V drive, for	e current (9A) high drive current (9A) push-pull or SR application			
Sync Buck DC/DC (100V GaN):	ANALOG DEVICES	LTC7800: 60V, Sync. Step-Down Controller (up to 2.2MHz, w/ integrated GaN compatible drivers)	LTC7800 Datasheet			
1. 48V-12V DC/DC						
Secondary side Rectification (100V GaN):	ON Semiconductor*	NCP4305A : 5V gate drive clamp, 1MHz max	MCP4305 Datasheet			
 High frequency LLC Flyback 	life,augmented	SRK2001: Adaptive SR controller for LLC, 5-6V drive for GaN, 500KHz max	SRK2001 Datasheet			

[*] Low side non-isolated drivers can also be used on high side / half bridge configurations by combining with level-shift / signal isolators, see page 29 for design example.





Basics

Gate Drive Design considerations

Design examples

- PCB Layout
- Switching Testing results

650V Isolated Driver Design #1 – 0-6V drive





Recommended for high-frequency ZVS application

650V Isolated Driver Design #2 – bipolar drive



Si8271-based isolated gate driver (-3/+6V drive)



- Lower risk of cross-conduction and gate oscillation, faster turn-off (lower switching loss)
- Higher reverse conduction
 loss
- Recommended for hardswitching or high power applications

DZ1 and R2 divide 9V into -6V and +3v gate bias. The mid-point is used as a ground 0V which should be connected to the SS of GaN device

- Place bypass cap C7/C9 close to U1 VDD/GND
- Keep loop between U1 and Q1 Gate/SS as tight as possible
- Higher UVLO driver can be used

Bootstrap Half bridge gate driver



Recommended for low cost high frequency soft switch half bridge circuit (ACF, LLC etc)





LLC test waveform (400V/1.3A 600kHz)



Other 650V driver design reference



ADuM4121ARZ-based isolated gate driver for GaN HEMT (0-6V drive)







Isolated gate driver based on ACPL-P346 (-4/6V)



Half Bridge Board Reference Design

GaN Systems 650V E-HEMT (30A/50m Ω) transistor (GS66508T) Broadcom 2.5A gate drive optocoupler, ACPL-P346

Download documentation: https://docs.broadcom.com/docs/ACPL-P346-RefDesign-RM101

100V half bridge GaN driver – PE29101







http://www.psemi.com/newsroom/new-products/666336-pe29100-gan-fet-driver

0

100V half bridge GaN driver – PE29102



PE29102 - 60V Half Bridge GaN driver, optimized for high frequency applications:

Class D Audio, DC/DC, wireless power charging



GS61004B-EVBCD



For more details on the GS61004B-EVBCD evaluation board, visit: http://gansystems.com/design-center/evaluation-boards/

Non-isolated low side driver for GaN

- For single-ended applications (Class E, Flyback, Push-pull etc), or
- Used to adapt MOSFET gate drive bias to 5-6V drive for GaN (low or high side)





From controller logic signal (3.3/5V) or MOSFET driver output (up to 14V)

Systems



Isolated GaN driver for high side / half bridge using low side driver + signal isolator or HB driver

- Overcome frequency and drive performance limit of previous isolated driver solution
- Adapt to existing controllers/half bridge driver (ensure the driver is capable of handling high dv/dt)
- Improved gate drive loop by locating LS driver close to GaN







Basics

- Gate Drive Design considerations
- Design examples

PCB Layout

Switching Testing results

GaN Systems Innovation – GaN_{Px®} packaging



Traditional PQFN + Wire Bond



Embedded GaN_{PX®} package

Innovative packaging for high speed GaN device:

- Ultra-low inductance: high frequency switching
- Near chip-scale embedded packaging
- No wire bonding: high reliability
- Better C_{TE} match to PCB: Temp cycle reliability*
- Low thermal resistance $R_{\Theta JC}$



[*] GaN*Px*® package passed 1000hr IPC9701 solder joint reliability test, condition: 12-Layer 2.5mm PCB, 5oz inner copper and 2oz outer copper.

PCB Layout Checklist



Design for GaN_{PX®} embedded package

- GaN_{PX}[®] package bottom-side cooled (B, P)
- GaN_{PX}[®] package Top-side cooled (T)
- Thermal design

Minimize layout parasitics in the following order:

- 1. Common source / mutual inductance L_{CS}
- 2. Gate loop inductance L_G
- 3. Power Loop inductance L_{loop}
- 4. Drain to gate loop capacitance $C_{GD ext}$
- 5. Isolation coupling capacitance C_{ISO}



Ý

0V

GaN_{Px®} package: Bottom-side cooled family (B)

Gan Systems

- Embedded package with extremely low inductance
- GS66508B includes dedicated kelvin source pin (Source sense SS)
- PCB cooling using thermal pad (S) and vias or metal core PCB for high power application

D (pin 1)

S (pin 2)

G (pin 3) O

SS (pin 4

GS66508B (650V, 30A, 50mΩ)

GS66504B/GS66502B

6.6_{MM}

0.5mm

(650V, 15/7A, 100/200mΩ)







Use SS pin for gate return



Create Kelvin source on PCB

GaN Systems – 32

GaN_{Px®} package: Bottom-side cooled type (P)

- Similar to B type except substrate (thermal pad) is floating on the package
- Use SS pin for kelvin source connection
- The thermal pad must be always connected to its source pin on PCB



GS61008P (100V/90A, 7.5mΩ)





Layout best practice – Gate Drive



- Use/create kelvin source to separate drive return and power ground (low L_{CS}). Physically separate high current loop and drive loop areas to minimize noise coupling
- Minimize pull-down loop (Gate \rightarrow R3 \rightarrow U1 \rightarrow C2 \rightarrow GS_RTN, locate U1 and C2 close)
- Minimize turn-on (pull-up) loop (locate C1 close)
- Isolate and avoid overlap between gate drive and Drain copper pour
- Isolate and avoid overlap from
 Drain/Source to the control grounds (CMTI, dv/dt)



Layout best practice – Gate drive with Top-cooled package



- GaNPX[®] T package located at bottom side for heatsink attachment
- 2 Create kelvin connection to the source for Gate drive return (bottom side)
- 3 Use multiple vias for lower gate inductance from bottom to top side
- Use one gate and keep the other floating





Gan Systems

- Keep out area: Avoid placing traces or vias on the top layer of the PCB, directly underneath the top-side cooled package. This is to prevent potential electro-migration and solder mask isolation issues during high temperature or/and voltage operation.
- 2 Symmetrical dual gates are provided for flexible layout and easy paralleling. Either gate drive can be used. If the second gate is note used, it should be left floating.
- 3 A separate Source Sense pin is not provided on our topside products because of the ultra-low inductance of our GaN_{Px}[®] packaging. The Source Sense pin functionality can be implemented by routing a Kelvin connection at the side of the Source pad. This can be done at either side of the source pad for layout optimization.



Layout best practice – Half bridge power stage

Design the half bridge power stage with tight loop and low inductance

PGND

Layout guidance

- Recommend to use 4-Layer PCB
- Use 2nd layer as ground return
- Use SMD MLCC decoupling caps and locate them close to GaN
- Use multiple decoupling caps to reduce ESR/ESL and create balanced power loop
- Locate drivers close to the gate
- Use kelvin source for driver return

Half bridge design 1

GaN E-HEMTs

Use layer 2 as ground return (4-layer PCB)

PGND

Decoupling

Caps

VIN+

LAYER 2

LAYER 3

LAYER 4

0000000000000 PGND 0 0 0 0 0 0 0 0 0 VIN+ 0000 Gate 0000 VSW Driver 0000 000000 0000 Gate 000000 0000 Driver PGND 0000

VSW

Half bridge design 2

Only use top layer for power loop











Basics

- Gate Drive Design considerations
- Design examples
- PCB Layout

Switching Testing results

Switching Test – GS66508B Half bridge Eval board





- 39

GS66508B-EVBDB PCB Layout



Top Layer

Mid layer 1



Mid layer 2

Bottom Layer

Systems

Double pulse switching test



 GS66508B hard switched up to 400V/30A



Tek V	V _{DS} =400)V, I _D =	= 3 0A,	, R _{gon}	ן 100), Ř _{GOI}	_{FF} =1 Ω			Tri	ig'd
		Ind	ducto	or cur	rent	· · · · · · · ·	_			30A	
 	V _{DS}				-	/				400\	/
4				_							
2											
· · · ·	V _{GS}									- - - - - - - - - - - - - - - - - - -	
							· · · · · · · · · · · · · · · · · · ·				
	4 Max 2 Rise Time 2 Fall Time	2 100 Value 34.8 A 4.233ns 5.233ns	Mean 34.9 4.330n 5.294n	Min 34.8 4.233n 5.233n	4 Max 35.2 4.500n 5.350n	510.0 A Std Dev 231m 147.7p 58.48p	12.00µs 11→▼5.210	000µs	100k points		20.0 V lun 2016

GaN Systems - 41





Z 10.0ns

.10000µs

Summary



- This application guide summarized the key design considerations for GaN Systems GaN E-HEMTs. We started with the fundamental aspects of GaN E-HEMTs and then the gate drive design considerations were discussed. A list of recommended drivers and several gate drive reference designs were provided.
- The second part of this guide focused on the PCB layout and discussed the layout best practice by using GaN Systems embedded GaN_{PX®} packages.
- At last a real half bridge evaluation board design following the design recommendations in this document was built and its switching performance was tested.
- The switching test results showed fast and clean hard switching waveforms up to full rated current 400V/30A with minimum ringing/overshoot. This concluded that with optimum gate drive and board layout combined with low GaNPX[®] package inductance, GaN E-HEMTs exhibit optimum switching performance



- Datasheets, spice models: <u>http://www.gansystems.com/transistors.php</u>
- Evaluation boards: <u>http://www.gansystems.com/eval-boards.php</u>
- Application notes: <u>http://gansystems.com/design-center/application-notes/</u>
- PCB Footprint libraries: <u>http://www.gansystems.com/transistors.php</u>
- FAQ: <u>http://gansystems.com/gan-transistors/faq/</u>
- Papers and Presentations: <u>http://gansystems.com/design-center/papers/</u>

Tomorrow's power today[™]







www.gansystems.com • North America • Europe • Asia