

# GN009 Application Note PCB Layout Considerations with GaN E-HEMTs

January 18, 2019

#### Overview



- This guide provides an overview of the good engineering practice for PCB layout of designs using GaN Systems' embedded GaNPX<sup>®</sup> packaged E-HEMTs.
- Layout guidelines are introduced for the following four circuit configurations
  - 1) Isolated gate driver circuit for single GaN E-HEMTs
  - 2) Isolated gate driver circuit for paralleled GaN E-HEMTs
  - 3) Half-bridge Booststrap gate driver circuit
  - 4) EZDrive<sup>SM</sup> circuit
- With optimum board layout combined with low GaNPX® package inductance, GaN E-HEMTs exhibit optimum switching performance




- GaN Systems' E-HEMTs have very low packaging inductance, while enabling ultra-low inductance PCB power loops.
- Good engineering practice of layout techniques are required to minimize parasitic inductance and fully utilize the benefit of GaN Systems' E-HEMTs.
- This application note shows key steps to design an optimal PCB layout with GaN to maximize converter performance.

#### Motivation



- GaN E-HEMTs switch much faster than Si MOSFETs, and require proper engineering consideration of PCB layout design to minimize parasitic inductances.
- Parasitic inductances can cause higher overshoot voltages, ringing/oscillation, EMC issues, which can lead to overstressing the E-HEMTs.



Example of an unsuccessful design caused by unbalanced guasi-common source inductance Measurement Setup: Lecroy WaveSurfer 10M Oscilloscope, HVD3106 Differential Probe(C1), CWT-3LFB mini Rogowski Coil(C2)

Example of clean switching waveforms when good PCB layout practices are used (400 V/240 A DPT)

P6:---



- Step 1: Prepare the schematics and identify the components of each critical loop
  - Isolated gate driver circuit for single GaN HEMTs
  - Isolated gate driver circuit for paralleled GaN HEMTs
  - Half-bridge Bootstrap gate driver circuit
  - EZDrive<sup>SM</sup> circuit

Step 2: Place the components according to the design priority and current direction

- Put components as close as possible
- According to the current direction, set the component in sequence
- If there is a conflict for minimizing all the loops, refer to the priority listed on slide 7/8/9/10.



- Step 1: Prepare the schematics and identify the components of each critical loop
  - Isolated gate driver circuit for single GaN HEMTs
  - Isolated gate driver circuit for paralleled GaN HEMTs
  - Half-bridge Bootstrap gate driver circuit
  - EZDrive<sup>SM</sup> circuit

Step 2: Place the components according to the design priority and current direction


- Put components as close as possible
- According to the current direction, set the component in sequence
- If there is a conflict for minimizing all the loops, refer to the priority listed on slide 7/8/9/10.

# Isolated gate driver circuit for single GaN HEMT




| Priority | Critical Loops                 | Components                  | Critical Loops<br>Design Rule |                    |
|----------|--------------------------------|-----------------------------|-------------------------------|--------------------|
| 1        | Power Commutation loop         | Q1,Q2,C <sub>BUS</sub>      | As small as<br>possible       | GaN Enhancement-me |
| 2a       | LS Gate Driver loop (turn-on)  | C5,U1,R <sub>gon</sub> ,Q2  |                               |                    |
| 2b       | LS Gate Driver loop (turn-off) | C7,U1,R <sub>goff</sub> ,Q2 |                               |                    |
|          |                                |                             |                               | Q1                 |

- High-side isolated gate drive design is symmetric as Low-side, not shown in the diagram
- Priority of HS gate driver loop is same as LS




GaN Enhancement-mode HEMT Half Bridge



- High-side isolated gate drive design is symmetric as Low-side, not shown in the diagram
- Priority of HS gate driver loop is same as LS
- Distributed gate and source resistance  $R_{G1}/R_{G2}$  and  $R_{S1}/R_{S2}$  needs to be separated





LSB

LSGpu

LSGpd

LSS

EN

RDHL

RDLH

5 EN

RDHL

RDLH

GND

**Example driver** 

R<sub>gon\_LS</sub>

 $\mathbf{R}_{\mathsf{goff}}$ 

GND

Q2

Use above table to identify critical loop, components and priority ٠

C1, U1, R<sub>gon LS</sub>, Q2

Q2, R<sub>goff LS</sub>, U1

**Critical Loops** 

**Power Commutation loop** 

HS Gate Driver Loop

(turn-on)

HS Gate Driver Loop

(turn-off)

LS Gate Driver Loop

(turn-on)

LS Gate Driver Loop

(turn-off)

Priority

1

2a


2b

2c

2d

 $\Delta$ 

PGND



• Use above table to identify critical loop, components and priority

Note: more details about EZDrive<sup>SM</sup> is available from the link:

https://gansystems.com/wp-content/uploads/2018/12/GN010-EZDrive-Solution-for-GaN-Systems-E-HEMTs-\_20181221.pdf





Step 1: Prepare the schematics and identify the components of each critical loop


- Isolated gate driver circuit for single GaN HEMTs
- Isolated gate driver circuit for paralleled GaN HEMTs
- Half-bridge Bootstrap gate driver circuit
- EZDrive<sup>SM</sup> circuit

Step 2: Place the components according to the design priority and current direction

- Put components as close as possible
- According to the current direction, set the component in sequence
- If there is a conflict for minimizing all the loops, refer to the priority listed on slide 7/8/9/10.

#### Step 2.1: Power commutation loops (Top-side cooling)






### Step 2.2: Gate Driver Circuit Loop (Top-side cooling)

٠







#### Step 2.1: Power commutation loops (Bottom-side cooling)



Example: Isolated gate driver circuit w/ single GaN HEMT

• Place components as close together as possible





# Step 2.2: Gate Driver Circuit Loop (Bottom-side cooling)




**Component Placement** 

#### Example: Isolated gate driver circuit with single GaN HEMT

Locate drivers close to the gate

(turn-off)

٠





Step 1: Prepare the schematics and identify the components of each critical loop


- Isolated gate driver circuit for single GaN HEMTs
- Isolated gate driver circuit for paralleled GaN HEMTs
- Half-bridge Bootstrap gate driver circuit
- EZDrive<sup>SM</sup> circuit

Step 2: Place the components according to the design priority and current direction

- Put components as close as possible
- According to the current direction, set the component in sequence
- If there is a conflict for minimizing all the loops, refer to the priority listed on slide 7/8/9/10.

#### Step 3.1: Introduction - Magnetic Flux Cancellation for Lower Inductance Gan Systems


- When two adjacent conductors are located close with opposite current direction, magnetic flux generated by two current flows will cancel each other.
- This magnetic flux canceling effect can lower the parasitic inductance.
- Arrange the layout so that high-frequency current flows in opposite direction on two adjacent PCB layers.






 Connect the components with Flux-cancelling traces, see below example of top-side cooled devices and bottom-side cooled devices.

Example: Top-side cooled devices (GaN HEMT is on the bottom side of PCB)



GaN E-HEMTs


Example: Bottom-side cooled devices (gate driver/GaN HEMT/caps on the same side of PCB)



LAYER 3

Side view

# Experimental Example: 400V/240A DPT Hard-switching Test



Measurement Setup: Lecroy WaveSurfer 10M Oscilloscope, HVD3106 Differential Probe(C1), CWT-3LFB mini Rogowski Coil(C2)

- Using good engineering practice for PCB layout in designs where GaN Systems' E-HEMTs are paralleled, current balancing and clean switching can be achieved. Hard switched is possible to full rated current.
- This example demonstrates ~200V V<sub>DS</sub> margin on a 400V/240A hard-switching test


Systems

#### Summary



- Due to faster switching speed of GaN E-HEMTs, good engineering practice for PCB layout techniques are required to minimize parasitic inductance and fully utilize these advanced devices.
- Optimizing the PCB layout is important to achieve the maximum performance capability of GaN based designs. With optimum board layout combined with low GaNPX<sup>®</sup> package inductance, GaN Systems' E-HEMTs exhibit peak switching performance.





# GGN Systems

www.gansystems.com • North America • Europe • Asia